

US009543422B1

(12) United States Patent

Takahashi

(10) Patent No.: US 9,543,422 B1

(45) **Date of Patent: Jan. 10, 2017**

(54) SEMICONDUCTOR DEVICE

(71) Applicant: KABUSHIKI KAISHA TOSHIBA,

Tokyo (JP)

(72) Inventor: Hitoshi Takahashi, Kanazawa Ishikawa

(JP)

(73) Assignee: Kabushiki Kaisha Toshiba, Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 15/060,469

(22) Filed: Mar. 3, 2016

(30) Foreign Application Priority Data

Aug. 27, 2015 (JP) 2015-167612

(51) Int. Cl. H01L 29/739 (2006.01)H01L 29/423 (2006.01)H01L 29/417 (2006.01)H01L 29/40 (2006.01)H01L 29/08 (2006.01)H01L 29/10 (2006.01)H01L 29/06 (2006.01)H01L 29/78 (2006.01)

(52) U.S. Cl.

CPC H01L 29/7397 (2013.01); H01L 29/0696 (2013.01); H01L 29/0804 (2013.01); H01L 29/0804 (2013.01); H01L 29/0821 (2013.01); H01L 29/1095 (2013.01); H01L 29/407 (2013.01); H01L 29/41708 (2013.01); H01L 29/4236 (2013.01); H01L 29/7396 (2013.01); H01L 29/7811 (2013.01); H01L 29/7813 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

5,298,769	A 3/1994	Omura et al.
7,319,257 I	32 1/2008	Yamaguchi et al.
8,550,968 I	32 10/2013	Sugimura et al.
2010/0039844	A 1 2/2010	Arai et al.
2014/0339600 A	A 1 11/2014	Yoshikawa

OTHER PUBLICATIONS

Taiwanese Office Action dated Sep. 2, 2016, filed in Taiwan counterpart Patent Application No. 105107365, 6 pages (with English translation).

Primary Examiner — Amar Movva (74) Attorney, Agent, or Firm — Patterson & Sheridan, LLP

(57) ABSTRACT

A semiconductor device includes a second region of a second conductivity type above a first region of a first conductivity type. A gate electrode has a portion surrounded by the second region via a gate insulating layer. A first electrode, which is separated from the gate electrode, has a portion surrounded by the second region via a first insulating layer. A third region of a second conductivity type is between the first insulating layer and the gate insulating layer. The third region contacts the first insulating layer and has a second conductivity type carrier concentration higher than the second region. A fourth region has a portion aligned with the third region along a first direction. A fifth region of the second conductivity type contacts the gate insulating layer and is aligned with the first portion along a second direction perpendicular to the first direction.

18 Claims, 5 Drawing Sheets



